			TN	<u>1C</u>	SF	E(	JIF	-10	A.	<b>TIC</b>	)N						N	o.	S14	109		 
REV:										T			$\Box$		$\top$						T	
COMPILED:	Ŗ.	Uzz	0	CH	ECKE	D:					AP	PD:					S	HEE	T		OF	
TITLE:																						
														;	SERI	IAL	NO.					
																·····						

PRODUCTION TESTING

(REFERENCE TEST SPECIFICATION) SMA635374

THE F RM SPEC 1

		TN	AC S	PE	CIF	IC.	ATI	ON						MO.	Sl	409			
REV:					ĬÏ	Ĭ		LI									$\perp$	$\Box$	$\Box$
OMPILED:		Jzzo	CHEC					APP	D:					SHE	ET		0	<u> </u>	
TITLE:	CON	TRACTO	OR TES	STINC	3			<del></del>											
																			_
1.	CEN	NERAL	TNEOI	רית אומכ	ron														
1.	GET	NEKAL	INFO	THAT .	LOIN														
	a)	CONT	TRACTO	OR -					TECH						CO	RP.			
									700 MAM						. עם	105/	1 2		
									INTAIN	AICOI	NEC.	, 1	.V 11. VV	101	IXIX .	103.	± J		
	b)	CONT	TRACT	ORDI	ER N	UMBI	ER -	· <b>-</b>	DAA	в07-	-81	C-1	108						
	c)	NOME	ενιατ. Δη	PHIRE					POS!	ייף יו	RTG	GER	GE	NERA	ል ጥ 🗅 1	R AS	SSEI	MRT.	Y
	0,	140111	3110111	LOILL					P/O	AN'	?TP	x -	46						_
									DRA										
									NSN	#	589	5-0	0-T	99-	968	5			
			(1	EQUII	PMEN'	TS (	OF E	STAE	BLIS	HED	DE	SIG	N)						
	٦١	SMD5	50674	ר די אור	ODTA:	וידות מ	D 7/11	1.											
	a)	SMD	000/40	о га	ORICA	AILEI	J AI	. •	TEC	HNI	CAL	MA'	rer	IEL	CO	RP.			
									700										
									MAM	ARO:	NEC:	K, 1	NEW	YO	RK .	105	43		
	e)	SMD!	586746	6 ASS	SEMB:	LΥ ·			STO	CK I	NO.	RE:	PRE	SEN	TED	ву			
	•								SER	IAL	NO								
	f)	WE C	ring 1	ו טכאי	וא∩דים									***			•		
	Ι)	IES.	LING	цоси.	LION	•			TEC	HNI	CAL	MA'	TER	IEL	CO	RPO	RAT	ION	
									700										
									MAM	ARO:	NEC	K, ]	NEW	YO.	RK .	T05	43		
	g)	TEST	ring i	DATE	:														
	_																		

h) TEST SPECIFICATIONS - SM-A-635374

		TM	IÇ ŞPE	CIFICAT	TION				NO.	S14	109	····
REV:							T			TT	TT	
COMPILED:	R.	Uzzo	CHECKED:		APPD			<del> </del>	SHEE	T	OF.	<del></del>
TITLE:					CONTRAC	TOR '	rest	TNG				
								<del></del>			···	

# 2. CROSS REFERENCING TABLE FOR SPECIFICATION SMA635374

SPECIFICATION SMA635374 REFERENCE PARAGRAPH NO.	SPECIFICATION DESCRIPTION	PAGE	PARAGRAPH NO.
2 2 1 1			
3.2.1.1	POWER REQUIREMENTS	4	3.4.3
3.2.1.2	SIGNAL REQUIREMENTS	4	3.4.2
3.2.1.2.7	LOAD REQUIREMENTS	4	3.4.4
3.2.2	RTA2 MEASUREMENTS	5	4.1
		5	4.2
3.2.4	DATA LOCKOUT ENABLE,	6	5.7
	DATA LOCKOUT MEASUREMENTS	6	5.8
		6	5.9
		6	5.14
		6	5.17
3.2.6	(MODE 4 + TEST TARGET) MEASUREMENTS	7	6.2
		7	6.5

TM	IC SPECIFIC	CATION	NO. S1409
REV:			
COMPILED: R. UZZO	CHECKED:	APPD:	SHEET OF
TITLE:		- CONTRACTOR TESTIN	[G

### 3. PURPOSE

TO ASSURE THAT THE ESTABLISHED, ACCEPTANCE TESTING FOR THE POST TRIGGER GENERATOR ASSEMBLY IS IN ACCORDANCE WITH TEST REQUIRE-MENTS, SMA635374.

- 3.1 TEST EQUIPMENT USED (or equivalent)
  - a) CON AVIONICS REGULATED LV POWER SUPPLY, MODEL W32-5 TMC ID NO. 1921.
  - b) E-H RESEARCH LABORATORIES, PULSE GENERATOR MODEL MO139B. (CALIBRATION EXPIRES 7-6-83, CAL BY RAG CALIBRATION SERVICE
  - c) TEKTRONIX OSCILLOSCOPE TYPE 541A. (CALIBRATION EXPIRES 5-19-83, CAL BY R & P ELECTRIC)
  - d) HEWLETT PACKARD ELECTRONIC COUNTER MODEL 5245L. (CALIBRATION EXPIRES 5-19-83, CAL BY R & P ELECTRIC)
  - e) FLUKE MULTIMETER, MODEL 80208 SERIAL NO. 2801343 (CALIBRATION EXPIRES 7-5-83, CAL BY R & P ELECTRIC)
- 3.2 SPECIAL TEST CIRCUIT (ALL UNITS USED TO GENERATE INPUT SIGNALS TO THE TEST CIRCUIT ARE IN CALIBRATION, THE REQUIRED OUTPUT SIGNALS GENERATED BY THE TEST CIRCUIT ARE THE RESULT OF CALIBRATED INPUT SIGNALS.) TMC CONSTRUCTED THE TEST CIRCUIT, IN ORDER TO GENERATE THE REQUIRED INPUT SIGNALS TO THE SMD586746 ASSEMBLY. (SEE FIGURE 1-1)

#### 3.3 REFERENCE DATA USED

- a) SMA635374 (TEST SPECIFICATIONS)
- b) SMD586746 (ASSEMBLY DRAWINGS)
- c) SME586846 (SCHEMATIC DIAGRAM)
- d) TMC TEST CIRCUIT (SCHEMATIC DIAGRAM FIGURE 1-1 PAGE 8
- 3.4 TMC-PREPARED TEST CIRCUIT (SCHEMATIC FIGURE 1-1)

TMC HAS PREPARED A TEST CIRCUIT TO GENERATE THE REQUIRED INPUT SIGNALS NECESSARY IN TESTING THE POST TRIGGER GENERATOR ASSEMBLY. THIS TEST CIRCUIT IS HOUSED IN A .063 ALUM ALY CHASSIS 12 INCHES LONG BY 7 INCHES WIDE AND 2 INCHES DEEP. A PRINTED WIRING BOARD WAS CONSTRUCTED TO HOUSE THE CIRCUITS COMPONENTS, FIGURE 1-1 GIVES A SCHEMATIC REPRESENTATION OF THE TEST CIRCUIT. ALL COMPONENT VALUES USED IN THE TEST CIRCUIT ARE CALLED OUT IN THE SCHEMATIC DIAGRAM (FIGURE 1-1), AND ARE FOUND ADJACENT TO ALL COMPONENT SYMBOLS.

REV:	_			T	M(	;	SPI	ĘÇ	: IF	7(	<u> </u>	TIC								•	10.	Sl	409	9	_	
	REV:					$\mathbf{I}_{-}$																				
	COMPILED:	R.	Uz:	ZO		CHE	CKED	):					API	PD:						Į:	SHEE	ET			QF	
TITLE: - CONTRACTOR TESTING	TITLE:				<i>r</i>				-		<u>- c</u>	ON	ΓRA	CT	OR	TE	ST	ING	<u>.                                    </u>							

3.4.1 THE FOLLOWING ARE INPUTS DEVELOPED BY TMC'S TEST CIRCUIT.

INPUT PIN	INPUTS DEVELOPED
10	PULSE: NEGATIVE POLARITY: .05uS \( PW \langle .8uS: PRF: 300 PPS \)
16	PULSE: NEGATIVE POLARITY: 0.05uS ( PW ( 0.4uS: POSITION: 15 to 20 uS BEFORE THE LEADING EDGE (LE) OF THE PULSE AT INPUT PIN 10.
8	PULSE: NEGATIVE POLARITY: 0.5uS \( PW \) 1.5uS POSITION: 400 to 475uS BEFORE THE LE OF THE PULSE AT INPUT PIN 10.
34	SQUARE WAVE 0.10us PERIOD.

## 3.4.2 SIGNAL REQUIREMENTS

PIN VARIES HIGH LEVEL (LOGIC "1")
VOLTAGE DEVELOPED BETWEEN +2.4VDC AND +5.25VDC.

PIN VARIES LOW LEVEL (LOGIC "0")

VOLTAGE DEVELOPED BETWEEN 0-0.5VDC AND 0+0.5VDC.

# 3.4.3 POWER REQUIREMENTS

PIN 1 AND 40 VOLTAGE APPLIED +5.+0.25VDC PIN 2 AND 41 VOLTAGE GROUND RETURN

#### 3.4.4 OUTPUT LOADING

THE FOLLOWING RESISTORS ARE CONNECTED AT THE OUTPUT PINS (SPECIFIED) AND  $+5\pm0.25$ VDC- TO ACCOMPLISH LOADING.

OUTPUT PIN	RESISTOR VALUE	LOGIC "0" LOAD	LOGIC "1' LOAD
3	2.7K	1.6 MA	40 uA
19	470 OHM	9.6 MA	320 uA
24	2.7K	1.6 MA	40 uA
22	2.7K	1.6 MA	40 uA
(SEE CHART	1-1 PAGE 9)		

	THE OFFICIATION
REV:	TMC SPECIFICATION No. 51409
	R. UZZO CHECKED: APPD: SHEET OF
TITLE:	- CONTRACTOR TESTING
3.4.5	CONNECT A JUMPER FROM OUTPUT PIN 6 TO TERMINAL "K" OF THE TEST CIRCUIT.
3.4.6	CONNECT A JUMPER FROM OUTPUT PIN 38 TO TERMINAL "L" OF THE TEST CIRCUIT.
3.4.7	CONNECT A JUMPER FROM INPUT 36 TO TERMINAL "J" OF THE TEST CIRCUIT.
	REFERENCE
3.4.8	SCHEMATIC DIAGRAM SM-E-586846
	MAKE CONNECTIONS AS SHOWN ON SCHEMATIC DIAGRAM SM-E-586846, U17.
4.	RTA2 TEST
4.1	MEASURE BETWEEN OUTPUT PIN 19 AND INPUT PIN 18 A SHORT
	CIRCUIT (I OHM MAXIMUM)
4.2	MEASURE BETWEEN OUTPUT PIN 22 AND INPUT PIN 21 A SHORT
	CIRCUIT (I OHM MAXIMUM)
5.	DATA LOCKOUT ENABLE, DATA LOCKOUT TEST
5.1	CONNECT A JUMPER FROM INPUT PIN 10 TO TERMINAL "E" ON THE TEST CIRCUIT. TERMINAL "E" IS A NEGATIVE POLARIZED PULSE BETWEEN .05uS \( \circ \) PW \( \circ \).8uS PRF: 300 PPS
5.2	CONNECT A JUMPER FROM INPUT PIN 16 TO TERMINAL "F" ON THE TEST CIRCUIT. TERMINAL "F" IS A NEGATIVE POLARIZED PULSE BETWEEN .05uS PW 0.4uS  POSITIONED: 15 TO 20uS BEFORE THE LEADING EDGE (LE) OF THE PULSE AT INPUT PIN 10 (MONITOR PIN 16 ON THE OSCILLOSCOPE USING THE DIRECT TRIGGER INPUT EXT. TRIGG (-) AND CHAN "B" PROB, CHAN "A" PROB ON PIN 10, MODE TO BE ALT (5us scale)
5.3	CONNECT A JUMPER FROM INPUT PIN 8 TO TERMINAL "A" ON THE TEST CIRCUIT. TERMINAL "A" IS A NEGATIVE POLARIZED PULSE BETWEEN .5uS POSITIONED 400 TO 475uS BEFORE THE LE OF THE PULSE AT INPUT PIN 10. MONITOR PIN 8 ON THE OSCILLOSCOPE USING THE DIRECT TRIGGINPUT EXT. TRIGGER (-) AND CHAN "B" PROB, CHAN "A" PROB ON PIN 10, MODE TO BE ALT (.1MS SCALE)

5.4 CONNECT A "LOGIC 1" JUMPER TO INPUT 4

5.5 CONNECT A "LOGIC 1" JUMPER TO INPUT 17

	TMC SPECIFICATION No. S1409
REV:	
COMPILED:	R. UZZO CHECKED: APPD: SHEET OF  - CONTRACTOR TESTING
-	CONVINCE A BLOCK OF THE
ļ	CONNECT A "LOGIC O" JUMPER TO INPUT 26
5.7	OUTPUT PIN 3 MEASURES HIGH LEYEL
5.8	OUTPUT PIN 6 MEASURES A WAVEFORM
	WHICH GOES LOW AT THE TRAILING EDGE (TE)
	OF THE PULBE AT INPUT PINIG.
	ON THE OSCILLOSCOPE (CHAN A=PIN-16, CHAN B=PIN 6, DIRECT TRIGG EXT (-) PIN-6, (.2u Sec) (ALT MODE)
5.9	OUTPUT PIN 6 MEASURES A WAVEFORM
	WHICH GOES HIGH AT THE LE OF THE PULSE
	AT IPPUT PIP 10
	ON THE OSCILLOSCOPE CHAN A=PIN-10, CHAN P=PIN 6, DIRECT TRIGG
5.10	EXT (-) PIN 6 (5u Sec) (ALT MODE) REMOVE THE INPUT JUMPERS TO PINS 8, 16 AND 17.
5.11	CONNECT A JUMPER FROM INPUT PIN 34 TO TERMINAL "G" OF THE TEST CIRCUIT. TERMINAL "G" IS A SQUARE WAVE, .10us PERIOD.
5.12	REMOVE THE "LOGIC 0" JUMPER TO INPUT PIN 26.
5.13	CONNECT A "LOGIC 1" JUMPER TO INPUT PIN 26
5.14	OUTPUT PIN 38 MEASURES A PULSE WITH THE FOLLOWING CHARACTERISTICS:
	POLARITY POSITIVE (INT. TRIGG +)
	PULSE WIDTH •05us 70 1.5 us
	AMPLITUDE 1.0 VOLT MINIMUM ) OF OSCILLOSCOPE
	NEGATIVE OVERSHOOT 2.0 VOLIS MAX
<u> </u> 	POSITION WITH IN 0.5 us of the LE of
	THE PULSE AT INPUT PIN 10
5.15	ON THE OSCILLOSCOPE (.5V SCALE) MODE ALT (.5us) REMOVE THE "LOGIC 1" JUMPER TO INPUT PIN 26
5.16	CONNECT A "LOGIC 0" JUMPER TO INPUT PIN 26
5.17	OUTPUT PIN 38 MEASURES A PULSE WITH THE FOLLOWING CHARACTERISTICS:
	POSITION: 460 + 20 US BEFORE the (LE) of THE -
1	

	THE EDECLEICATION	r				
	TMC SPECIFICATION	NO.	2	31409	)	
EV:	R. UZZO CHECKED: APPD:	1	<u></u> _	<u> </u>		
TLE:	- CONTRACTOR TESTING	SHE	<u> </u>		<b>Q</b> F	
	OONTING TO THOU THOU					
5.17	POSITION: (CONTINUED)  PULSE AT INPUT PIN 10	<b>-</b>				
	ON THE OSCILLOSCOPE USE INPUT TRIGGER DIRECTLY AND PROB "B" ON PIN 38, PROB A ON PIN 10, .2MS	EX	T I	TRIGO	; (+	·)
6.	(MODE 4 + TEST TARGET) ENABLE TEST					
6.1	CONNECT A "LOGIC O" JUMPER TO INPUT PIN 28.					
6.2	OUTPUT PIN 24 MEASURES HIGH LEVEL					
6.3	REMOVE THE "LOGIC O" JUMPER TO INPUT PIN 28.					
6.4	CONNECT A "LOGIC 1" JUMPER TO INPUT PIN 28.					
6.5	OUTPUT PIN 24 MEASURES LOW LEVEL					
6.6	DISCONNECT ALL INPUTS.					

END OF TESTS

ED:	R. Uzzo			ICAT	APPD:			NO. S	1409 	Ι
		TONEO		- C	ONTRACT	OR TE	STING	SHEET		QF
		<u></u>	<del> </del>		······································		<del> </del>	<del> </del>	<del></del>	_
	ALL TEST	REQUI	REMENTS	FOR T	HE POST	TRIG	GER GEN	IERATOR		
	ASSEMBLY									
	ANCE WIT								_	
			_					•		
	ALL TEST	PROCEI	OURES S	PECTETI	אר חיב	אדכ תו	3VM 1377	·		
								T BE IV	MPLEME:	NTI
	DURING T							T BE IV	APLEME:	NTI
	DURING T	ESTING	OF ALL	SMD58	6746 AS			T BE IV	MPLEME	NTI
		ESTING	OF ALL	SMD58	6746 AS				ирьеме.	NTI
	DURING T	ESTING I WAS I	OF ALL	SMD580	6746 AS	SEMBL:	ES.			NTI
	DURING T	ESTING I WAS I	OF ALL	SMD580	6746 AS	SEMBL:	ES.		AL NO.	NT1
	DURING T	ESTING I WAS I	OF ALL	SMD580	6746 AS	SEMBL:	ES.			- <del></del> -
	DURING T	ESTING I WAS I	OF ALL	SMD580	6746 AS	SEMBL:	ES.			
	DURING T	ESTING I WAS I	OF ALL	SMD580	6746 AS	SEMBL:	ES.			
	DURING T	ESTING F WAS F	OF ALL	SMD580	6746 AS	SEMBL:	ES.			

PAGE 8

PM S-SS-AINS.